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INC: A NEW MECHANISM FOR ON-BOARD ROM TO PARALLEL MEMORY ACCESS ARCHIT

A new mechanism for on‐board ROM to parallel memory access architecture

Currently, the EC, SIO, CPLD, dGPU, thunderbolt and peripheral on‐board devices require to
have external ROM to config their FW setting but each ROM is independent to the others
and doesn’t reserve an enough memory space for patch‐code long service.
Now, we provide a new architecture to reduce on‐board ROMs size. Using customized
memory to be peripheral memory center for a way to arrange and minimize devices ROM. It
doesn’t only provide a flexibility for ROM size but also able to offer a longer service by using
patch‐code in the sharing memory instead of conventional flash.
The concept is to use customized memory to saving FW code in I2C/I3C ROM and allow
peripheral devices to load patch‐code before IC start self initialization. Also, we disclosed a
system flow chart to support memory sharing mechanism. The following content has
detailed introduction.
New approach contains 3 key features:
1. Parallel memory access architecture for expandable ROM size.
 Parallel extending and sharing ROM size by customized memory access module.

2. Control power state for EEPROM on memory module.
 Control EEPROM and switch power by sideband cable in S4/S5 state.
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3. An arbitration agreement to protect content on EEPROM.
 Arbitration Flow Chart

We use above 3 features to implement the new mechanism. Here are the detailed operation
models for 2 scenarios.


The customed memory module on PCA with the new mechanism
o 3‐Pin connector contains VDD, GND and Detection pins.
 VDD pin to power on and enable switch.
 Detection pin connects to CPU/Chipset/EC GPIO to decide if the FW
update process starts.
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The customed memory module on PCA without the new mechanism
o No cable connected
 No VDD to power on and enable switch to protect FW content from
EEPROM with patch code
 Do normal SPD reading behaviour from SPD EEPROM

Based on the new mechanism, it doesn’t have to replace on‐board ROM or PCA. All we need
to do is replace a customized memory module to update FW. We not only offer a capability
for patch‐code long service, but also afford a competitive ROM cost of system design.

Disclosed by Ryan Yang, Wendell Lo, Alex Chou and Hazuremon Lee,
HP Inc.

Published by Technical Disclosure Commons, 2021

4

